-
1 gate level
рівень логічних елементівEnglish-Ukrainian dictionary of microelectronics > gate level
-
2 gate-level analysis
аналіз логічних елементівEnglish-Ukrainian dictionary of microelectronics > gate-level analysis
-
3 gate-level implementation
реалізація (ІС) на основі логічних елементівEnglish-Ukrainian dictionary of microelectronics > gate-level implementation
-
4 gate-level logic
НВІС, спроектована на рівні логічних елементівEnglish-Ukrainian dictionary of microelectronics > gate-level logic
-
5 gate-level simulation
моделювання на рівні логічних елементівEnglish-Ukrainian dictionary of microelectronics > gate-level simulation
-
6 gate-level simulator
програма моделювання на рівні логічних елементівEnglish-Ukrainian dictionary of microelectronics > gate-level simulator
-
7 logic gate level
рівень логічних елементівEnglish-Ukrainian dictionary of microelectronics > logic gate level
-
8 level
1. ім.1) рівень2) ступінь (напр. інтеграції)2. дієсл. вирівнювати, розрівнювати - acceptor energy level
- algorithmic level
- allowed level
- automation level
- behavioral level
- chip complexity level
- chip level
- circuit level
- circuit complexity level
- complexity level
- concentration level
- confidence level
- damage level
- dc level
- deep level
- defect level
- degenerate level
- discrete energy level
- discrete level
- donor energy level
- doping level
- dynamic level
- electrical level
- electron quasi-Fermi level
- empty level
- filled level
- functional level
- functionality level
- gate level
- hole quasi-Fermi level
- impurity level
- input level
- integration level
- interconnection level
- logic level
- logical one level
- logical zero level
- logic gate level
- mask level
- masking level
- metallization level
- noise level
- occupied level
- register transfer level
- resistivity level
- saturation level
- shallow level
- sheet-resistance level
- steady-state level
- submicron level
- superficial level
- switch level
- transistor switch level
- trapping level
- TTL level
- two-resist level
- unfilled level
- unknown logic level
- vacant level
- wafer level -
9 gate
1. ім.1)логічний елемент; вентиль; логічна схема2) затвор (напр. польового транзистора); керуючий електрод3) пост; робоче місце4) селекторний [стробуючий] імпульс, строб-імпульс2. дієсл. здійснювати селекцію в часі, стробувати - AND gate
- AND–NOR gate
- AND-NOT gate
- AND-OR gate
- back gate
- Boolean gate
- channelless sea gates
- closed-geometry gate
- coincidence gate
- control gate
- digital logic gate
- digital summation threshold logic gate
- discrete gate
- doped polysilicon gate
- double-input gate
- DSTL gate
- emitter-coupled logic gate
- emitter-coupled gate
- equivalent gate
- erase gate
- exclusive NOR gate
- exclusive OR gate
- expandable gate
- fan-in gate
- fan-out gate
- fault-free gate
- faulty gate
- finger gate
- floating gate
- functional gate
- IIL gate
- I2L gate
- imaging gate
- inclusive OR gate
- inspectation gate
- intrinsic gate
- inverting gate
- isolated gate
- Josephson-junction logic gate
- Josephson logic gate
- Josephson tunneling logic gate
- logic gate
- majority gate
- meander gate
- MOS gate
- MOSFET gate
- multiple-level logic gate
- multiple-level gate
- NAND gate
- negation gate
- negative gate
- negative AND gate
- nitride gate
- NOR gate
- NOT gate
- n+ poly gate
- offset gate
- OR gate
- OR–NOT gate
- polycrystalline silicon gate
- polysilicon gate
- process control gate
- QA gate
- quantum interference Joseph-son gate
- recessed gate
- refractory-metal gate
- replicate/annihilate gate
- resistive gate
- Scholtky-barriergate
- Scholtkygate
- Scholtky TTL gate
- sea gates
- self-aligned gate
- self-registered gate
- single-input gate
- single -logic level gate
- single level gate
- single-poly gate
- stacked gate
- storage gate
- transfer gate
- transistor gate
- variable threshold logic gate
- variable threshold gate
- V-groove MOS gate
- p-gate -
10 multiple-level (logic) gate
багатозначний [багаторівневий] логічний елементEnglish-Ukrainian dictionary of microelectronics > multiple-level (logic) gate
-
11 multiple-level (logic) gate
багатозначний [багаторівневий] логічний елементEnglish-Ukrainian dictionary of microelectronics > multiple-level (logic) gate
-
12 single (-logic) level gate
однорівневий [однозначний] логічний елемент, логічний елемент з одним логічним рівнемEnglish-Ukrainian dictionary of microelectronics > single (-logic) level gate
-
13 single (-logic) level gate
однорівневий [однозначний] логічний елемент, логічний елемент з одним логічним рівнемEnglish-Ukrainian dictionary of microelectronics > single (-logic) level gate
-
14 simulator
1) моделююча система; моделюючий пристрій 2) імітатор 3) програма (імітаційного) моделювання, симулятор - fault simulator
- functional-level simulator
- gate-level simulator
- general-circuit simulator
- general-purpose logic simulator
- high-level simulator
- interactive logic simulator
- load representation simulator
- mixed-mode simulator
- multilevel simulator
- multipass simulator
- off-line operating simulator
- one-pass simulator
- register-transfer level simulator
- software simulator
- table-driven simulator
- three-dimensional simulator
- three-state simulator
- unit delay simulator
- zero delay simulatorEnglish-Ukrainian dictionary of microelectronics > simulator
-
15 analysis
- analysis variance
- block-level analysis
- boundary element analysis BEA
- boundary element analysis
- charged particle activation analysis
- circuit analysis
- computer circuit analysis
- DC analysis
- design analysis
- EAPFS analysis
- effect-cause analysis
- electron microprobe analysis
- failure -mode analysis
- failure analysis
- finite element analysis FEA
- finite element analysis
- gate-level analysis
- hazard analysis
- incremental circuit analysis
- liquid-crystal failure analysis
- means/ends analysis
- mixed-level analysis
- mixed-mode analysis
- modified mesh analysis
- modified nodal analysis
- multilevel analysis
- neutron activation analysis
- nodal analysis
- nuclear reactions analysis
- on-line circuit analysis
- post-fault analysis
- race analysis
- reject analysis
- residual gas analysis
- signature analysis
- sparse tableau analysis
- spike analysis
- static timing analysis
- steady-state analysis
- surface elemental analysis
- thermogravimetric analysis
- timing analysis
- transient analysis
- “what-if” analysis
- worst-case analysis
- X-photoemission spectroscopy analysis -
16 logic
1) логіка 2) логічні схеми, логіка; логічна схема - alternating logic
- array logic
- AS logic
- base-coupled logic
- basic transistor-transistor logic
- bipolar logic
- bubble logic
- buried injector logic
- buried-load logic
- capacitor-coupled FET logic
- charge buffered logic
- charge-coupled device logic
- complementary constant-current logic
- complementary-transistor logic
- control logic
- controlled-saturation logic
- cryogenic logic
- current-hogging logic
- current-injection logic
- current-mirror logic
- current-mode logic
- current-sinking logic
- current-steering logic
- current-switch logic
- dense logic
- digital logic
- diode logic
- diode-transistor logic
- diode-Zener-transistor logic
- direct-coupled logic
- emitter-coupled logic
- emitter-follower logic
- emitter-function logic
- excitation logic
- field-programmable array logic
- fixed logic
- folded-collector integrated injection logic
- four-phase logic
- functional logic
- fuse-programmable array logic
- gate-level logic
- glue logic
- gold transistor logic
- hard-wired logic
- high-density logic
- high-level logic
- high-noise-immunity logic
- high-реrformance logic
- high-speed logic
- high-threshold logic
- hybrid diode-transistor logic
- injection static induction transistor logic
- injection static induction logic
- integrated-circuitlogic
- integratedlogic
- integrated injection logic
- integrated Schottky logic
- interface logic
- ion-implanted integrated injection logic
- isoplanar integrated injection logic
- Josephson cryogenic logic
- Josephson-junction logic
- Josephson tunnel logic
- low-energy logic
- low-level logic
- low-speed logic
- LSI logic
- majority logic
- merged transistor logic
- microwatt logic
- microwave logic
- modified diode-transistor logic
- modified variable-threshold logic
- multilevel logic
- multivalued logic
- nanosecond logic
- negative logic
- nonisolated integrated injection logic
- nonsaturated logic
- nonthreshold logic
- on-chip logic
- oxide-isolated integrated injection logic
- polysilicon integrated injection logic
- positive logic
- programmable logic
- programmable macro logic
- quin-value logic
- random logic
- register transfer logic
- regular logic
- resistor-capacitor transistor logic
- resistor-coupled transistor logic
- resistor-transistor logic
- saturated logic
- Schottky-base integrated injection logic
- Schottlcy-coupled transistor logic
- Schottlcy-coupled logic
- Schottky integrated injection logic
- Schottky-transistor logic
- Schottky transistor-transistor logic
- self-refreshing logic
- sequential logic
- small-scale integration logic
- solid-state logic
- substrate-fed logic
- superconducting logic
- symmetrically emitter-coupled logic
- threshold logic
- tightly-packed logic
- transistor-coupled logic
- transistor-resistor logic
- transistor-transistor logic
- ultra high-speed logic
- user-programmable logic
- variable-threshold logic
- vertical injection logic
- very high-speed logic
- very large-scale integration logic
- V-groove isolated injection logic
- wired logic
- wired AND logic
- wired OR logic -
17 simulation
1) (імітаційне) моделювання, симуляція 2) імітація - backward simulation
- behavioral simulation
- computer simulation
- concurrent fault simulation
- deductwe fault simulation
- design verification simulation
- event-driven logic simulation
- fail-all fault simulation
- fault simulation
- functional-levelsimulation
- functionalsimulation
- gate-level simulation
- general-circuit simulation
- general-purpose simulation
- hardware simulation
- logic simulation
- mini-max delay simulation
- mixed-mode simulation
- Monte-Carlo simulation
- multidimensional simulation
- multilevel simulation
- multipass simulation
- multivalued simulation
- next critical event simulation
- one-dimensional simulation
- one-pass simulation
- parallel fault simulation
- performance simulation
- photoresist image simulation
- real-time simulation
- register-transfer level simulation
- serial fault simulation
- statistical fault simulation
- system simulation
- three valued logic simulation
- time-domain simulation
- timing simulation
- transistor-level simulation
- two-dimensional device simulation
- worst-case timing simulationEnglish-Ukrainian dictionary of microelectronics > simulation
-
18 implementation
English-Ukrainian dictionary of microelectronics > implementation
-
19 MOS
структура метал–оксид–напівпровідник, МОН-структура - aluminum-gate MOS
- avalanche-injection stacked gate MOS
- avalanche stacked gate MOS
- back-gate MOS
- bulk complementary MOS
- buried-channel MOS
- buried-oxide MOS
- clocked complementary MOS
- complementary symmetry MOS
- complementary MOS
- composite-gate MOS
- depletion MOS
- dielectric-insulated MOS
- dielectric-isolated MOS
- double-diffused MOS
- double-implanted MOS
- double-level polysilicon MOS
- elevated-electrode MOS
- enhancement MOS
- floating-gate MOS
- grooved-gate MOS
- high-threshold MOS
- high-voltage MOS
- ion-implanted MOS
- lateral-merged bipolar MOS
- low-threshold MOS
- merged MOS
- multigate MOS
- n-channelMOS
- nMOS
- p-channelMOS
- pMOS
- polycrystalline silicon-gate MOS
- quadruply self-aligned MOS
- refractory MOS
- resistive-gate MOS
- scaled MOS
- Schottky-barrier MOS
- self-aligned MOS
- silicon-gate MOS
- single-channel MOS
- single-poly gate MOS
- substrate-fed MOS
- vertical MOS
- V-groove MOS
- V-notch MOS -
20 complexity
ступінь інтеграції; складність- chip level complexity- chip complexity
- circuit complexity
- flip-flop level complexity
- functional complexity
- gate complexity
- logic complexity
- space complexity
- wafer complexity
- wiring complexityEnglish-Ukrainian dictionary of microelectronics > complexity
- 1
- 2
См. также в других словарях:
gate-level simulation — modeliavimas loginiais moduliais statusas T sritis automatika atitikmenys: angl. gate level simulation vok. Simulation auf Gatterebene, f rus. моделирование на уровне логических элементов, n pranc. simulation au niveau des portes, f … Automatikos terminų žodynas
Gate House — is one of the four Upper Houses of the Burwash Hall residence at Victoria College in the University of Toronto. Until 2007, when Victoria administration made it co ed, Gate House was the last remaining all male residence building in the… … Wikipedia
Level Up! Games — o LUG es una empresa distribuidora de juegos online que nació en Filipinas en el año 2002. Posteriormente fue expandiéndose por la India y Brasil, en este último tiene presencia desde el año 2004 asociada a la empresa brasileña Tec Toy. Contenido … Wikipedia Español
GATE — may refer to:* Gay Alliance Toward Equality, one of the first Canadian gay liberation groups * Gifted education ( Gifted And Talented Education ) * Graduate Aptitude Test in Engineering, an entrance examination for almost all technical institutes … Wikipedia
Level crossing — This article is about at grade intersections between railway and road. For where two rail lines cross, see level junction. For a type of nuclear receptor (RXR), see Retinoid X receptor. A level crossing at Chertsey, England, as the barriers rise … Wikipedia
Gate Keepers — Infobox animanga/Header name = Gate Keepers caption = The Playstation Gate Keepers A.E.G.I.S. cast ja name = ゲートキーパーズ ja name trans = genre = Adventure, Comedy, Fantasy, Science FictionInfobox animanga/Manga title = author = Keiji Gotoh (art)… … Wikipedia
Gate Dancer — Thoroughbred racehorse infobox horsename = Gate Dancer caption = sire = Sovereign Dancer grandsire = Northern Dancer dam = Sun Gate damsire = Bull Lea sex = Stallion foaled = 1981 country = United States flagicon|USA colour = Bay breeder =… … Wikipedia
Gate control theory of pain — The gate control theory of pain, put forward by Ronald Melzack (a Canadian psychologist) and Patrick David Wall (a British physician) in 1962, [P.D. Wall, R. Melzack, On nature of cutaneous sensory mechanisms, Brain, 85:331, 1962.] and again in… … Wikipedia
Gate of the Sun — For the Inca trail related to Machu Picchu, see IntipuncuThe Gate of the Sun is a stone gateway constructed by the Tiwanaku culture.It is located near Lake Titicaca at about 3,825 m above sea level in La paz, Bolivia. The gate is approximately… … Wikipedia
Gate Crasher — Infobox VG title = Gate Crasher developer = Nickolas Marentes distributor = Nickolas Marentes designer = Nickolas Marentes engine = version = released = 2000 genre = First Person Shooter modes = Single player ratings = platforms = TRS 80 Color… … Wikipedia
gate theory — a theory proposing that neural stimulation beyond a certain threshold level, as by application of an electric current, can overwhelm the ability of the nerve center to sense pain. [1965 70] * * * … Universalium